Hilfe Warenkorb Konto Anmelden
 
 
   Schnellsuche   
     zur Expertensuche                      
Intel Xeon Phi Coprocessor High-Performance Programming
  Großes Bild
 
Intel Xeon Phi Coprocessor High-Performance Programming
von: James Jeffers, James Reinders
Elsevier Reference Monographs, 2013
ISBN: 9780124104945
432 Seiten, Download: 6348 KB
 
Format: EPUB, PDF
geeignet für: geeignet für alle DRM-fähigen eReader Apple iPad, Android Tablet PC's Apple iPod touch, iPhone und Android Smartphones Online-Lesen PC, MAC, Laptop

Typ: B (paralleler Zugriff)

 

 
eBook anfordern
Kurzinformation

Authors Jim Jeffers and James Reinders spent two years helping educate customers about the prototype and pre-production hardware before Intel introduced the first Intel Xeon Phi coprocessor. They have distilled their own experiences coupled with insights from many expert customers, Intel Field Engineers, Application Engineers and Technical Consulting Engineers, to create this authoritative first book on the essentials of programming for this new architecture and these new products.

This book is useful even before you ever touch a system with an Intel Xeon Phi coprocessor. To ensure that your applications run at maximum efficiency, the authors emphasize key techniques for programming any modern parallel computing system whether based on Intel Xeon processors, Intel Xeon Phi coprocessors, or other high performance microprocessors. Applying these techniques will generally increase your program performance on any system, and better prepare you for Intel Xeon Phi coprocessors and the Intel MIC architecture.


    • A practical guide to the essentials of the Intel Xeon Phi coprocessor
    • Presents best practices for portable, high-performance computing and a familiar and proven threaded, scalar-vector programming model
    • Includes simple but informative code examples that explain the unique aspects of this new highly parallel and high performance computational product
    • Covers wide vectors, many cores, many threads and high bandwidth cache/memory architecture


    Jim Jeffers was the primary strategic planner and one of the first full-time employees on the program that became Intel ® MIC. He served as lead SW Engineering Manager on the program and formed and launched the SW development team. As the program evolved, he became the workloads (applications) and SW performance team manager. He has some of the deepest insight into the market, architecture and programming usages of the MIC product line. He has been a developer and development manager for embedded and high performance systems for close to 30 years.


    nach oben


      Mehr zum Inhalt
    Kapitelübersicht
    Kurzinformation
    Leseprobe
    Blick ins Buch
    Fragen zu eBooks?

      Navigation
    Belletristik / Romane
    Computer
    Geschichte
    Kultur
    Medizin / Gesundheit
    Philosophie / Religion
    Politik
    Psychologie / Pädagogik
    Ratgeber
    Recht
    Reise / Hobbys
    Sexualität / Erotik
    Technik / Wissen
    Wirtschaft

      Info
    Hier gelangen Sie wieder zum Online-Auftritt Ihrer Bibliothek
    © 2008-2024 ciando GmbH | Impressum | Kontakt | F.A.Q. | Datenschutz